View CYW320OXC-4_4170033.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

W320-04
200-MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs
Features
* Compliant with Intel(R) CK-Titan clock synthesizer/driver specifications * Multiple output clocks at different frequencies -- Three pairs of differential CPU outputs, up to 200 MHz -- Ten synchronous PCI clocks, three free-running -- Six 3V66 clocks -- Two 48-MHz clocks -- One reference clock at 14.318 MHz -- One VCH clock * Spread Spectrum clocking (down spread) * Power-down features (PCI_STOP#, CPU_STOP# PWR_DWN#) * Three Select inputs (Mode select and IC Frequency Select) * OE and Test Mode support * 56-pin SSOP package and 56-pin TSSOP package
Benefits
* Supports next-generation Pentium(R) processors using differential clock drivers * Motherboard clock generator -- Supports multiple CPUs and a chipset -- Support for PCI slots and chipset -- Supports AGP, DRCG reference, and Hub Link -- Supports USB host controller and graphic controller -- Supports ISA slots and I/O chip * Enables reduction of electromagnetic interference (EMI) and overall system cost * Enables ACPI-compliant designs * Supports up to four CPU clock frequencies * Enables ATE and "bed of nails" testing * Widely available standard package enables lower cost
Logic Block Diagram
VDD_REF
PWR
Pin Configurations
SSOP and TSSOP Top View
VDD_REF XTAL_IN XTAL_OUT GND_REF PCI_F0
PWR Stop Clock Control
X1 X2
XTAL OSC
REF
1 2 3 4 5 6 7 8 9 10 11 12 13 15 16 17 18 19 20 21 22 23 24 25 26 27 28
56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29
REF S1 S0 CPU_STOP# CPU0 CPU#0 VDD_CPU CPU1 CPU#1 GND_CPU VDD_CPU CPU2 CPU#2 MULT0# IREF GND_IREF S2 USB DOT VDD_ 48 MHz GND_ 48 MHz 3V66_1/VCH PCI_STOP# 3V66_0 VDD_3V66 GND_3V66 SCLK SDATA
PLL Ref Freq PLL 1
S0:2 Gate PWR_GD# CPU_STOP# Divider Network VDD_CPU CPU0:2 CPU#0:2
PCI_F1 PCI_F2 VDD_PCI GND_PCI PCI0 PCI1 PCI2 PCI3 VDD_PCI GND_PCI PCI4 PCI5 PCI6 VDD_3V66 GND_3V66 66BUFF0/3V66_2 66BUFF1/3V66_3 66BUFF2/3V66_4 66IN/3V66_5 PWR_DWN# VDD_CORE GND_CORE PWR_GD#
PWR Stop Clock Control
VDD_PCI PCI_F0:2 PCI0:6
PCI_STOP#
/2
PWR_DWN#
VDD_3V66 3V66_0
PWR
PWR
3V66_2:4/ 66BUFF0:2 3V66_5/ 66IN
PLL 2
VDD_48MHz
PWR
USB (48MHz) DOT (48MHz) VCH_CLK/ 3V66_1
SDATA SCLK
SMBus Logic
Cypress Semiconductor Corporation Document #: 38-07010 Rev. *C
*
3901 North First Street
*
San Jose, CA 95134 * 408-943-2600 Revised June 30, 2005
W320-04
14
W320-04
Pin Summary
Name REF XTAL_IN XTAL_OUT CPU, CPU# [0:2] 3V66_0 3V66_1/VCH 66IN/3V66_5 66BUFF [2:0] /3V66 [4:2] PCI_F [0:2] PCI [0:6] USB DOT S2 S1, S0 IREF MULT0 PWR_DWN# PCI_STOP# CPU_STOP# PWRGD# Pins 56 2 3 44, 45, 48, 49, 51, 52 33 35 24 21, 22, 23 5, 6, 7, Description 3.3V 14.318-MHz clock output. 14.318-MHz crystal input. 14.318-MHz crystal input. Differential CPU clock outputs. 3.3V 66-MHz clock output. 3.3V selectable through SMBus to be 66 MHz or 48 MHz. 66-MHz input to buffered 66BUFF and PCI or 66-MHz clock from internal VCO. 66-MHz buffered outputs from 66Input or 66-MHz clocks from internal VCO. 33-MHz clocks divided down from 66Input or divided down from 3V66.
10, 11, 12, 13, 16, 17, 18 PCI clock outputs divided down from 66Input or divided down from 3V66. 39 38 40 54, 55 42 43 25 34 53 28 Fixed 48-MHz clock output. Fixed 48-MHz clock output. Special 3.3V 3-level input for Mode selection. 3.3V LVTTL inputs for CPU frequency selection. A precision resistor is attached to this pin, which is connected to the internal current reference. 3.3V LVTTL input for selecting the current multiplier for the CPU outputs. 3.3V LVTTL input for Power_Down# (active LOW). 3.3V LVTTL input for PCI_STOP# (active LOW). 3.3V LVTTL input for CPU_STOP# (active LOW). 3.3V LVTTL input is a level sensitive strobe used to determine when S[2:0] and MULTI0 inputs are valid and OK to be sampled (Active LOW). Once PWRGD# is sampled LOW, the status of this output will be ignored. SMBus compatible SDATA. SMBus compatible SCLK. 3.3V power supply for outputs. 3.3V power supply for 48 MHz. 3.3V power supply for PLL.
SDATA SCLK VDD_REF, VDD_PCI, VDD_3V66, VDD_CPU VDD_48 MHz VDD_CORE GND_REF, GND_PCI, GND_3V66, GND_IREF, VDD_CPU GND_CORE
29 30 1, 8, 14, 19, 32, 46, 50 37 26
4, 9, 15, 20, 31, 36, 41, 47 Ground for outputs.
27
Ground for PLL.
Document #: 38-07010 Rev. *C
Page 2 of 17
W320-04
Function Table[1]
S2 1 1 1 1 0 0 0 0 Mid Mid Mid Mid S1 0 0 1 1 0 0 1 1 0 0 1 1 S0 0 1 0 1 0 1 0 1 0 1 0 1 CPU (MHz) 66 MHz 100 MHz 200 MHz 133 MHz 66 MHz 100 MHz 200 MHz 133 MHz Hi-Z TCLK/2 Reserved Reserved 3V66[0:1] (MHz) 66 MHz 66 MHz 66 MHz 66 MHz 66 MHz 66 MHz 66 MHz 66 MHz Hi-Z TCLK/4 Reserved Reserved 66BUFF[0:2]/ 3V66[2:4] (MHz) 66IN 66IN 66IN 66IN 66 MHz 66 MHz 66 MHz 66 MHz Hi-Z TCLK/4 Reserved Reserved 66IN/3V66_5 (MHz) 66 MHz Input 66 MHz Input 66 MHz Input 66 MHz Input 66 MHz 66 MHz 66 MHz 66 MHz Hi-Z TCLK/4 Reserved Reserved PCI_F/PCI (MHz) 66IN/2 66IN/2 66IN/2 66IN/2 33 MHz 33 MHz 33 MHz 33 MHz Hi-Z TCLK/8 Reserved Reserved REF0(MHz) 14.318 MHz 14.318 MHz 14.318 MHz 14.318 MHz 14.318 MHz 14.318 MHz 14.318 MHz 14.318 MHz Hi-Z TCLK Reserved Reserved USB/DOT (MHz) 48 MHz 48 MHz 48 MHz 48 MHz 48 MHz 48 MHz 48 MHz 48 MHz Hi-Z TCLK/2 Reserved Reserved Notes 2, 3, 4 2, 3, 4 2, 3, 4 2, 3, 4 2, 3, 4 2, 3, 4 2, 3, 4 2, 3, 4 1, 5 5, 6, 7 - -
Swing Select Functions
Mult0 0 1 Board Target Trace/Term Z 50 50 Reference R, IREF = VDD/(3*Rr) Rr = 221 1%, IREF = 5.00 mA Rr = 475 1%, IREF = 2.32 mA Output Current IOH = 4*IREF IOH = 6*IREF VOH @ Z 1.0V @ 50 0.7V @ 50
Clock Driver Impedances
Impedance Buffer Name CPU, CPU# REF PCI, 3V66, 66BUFF USB DOT 3.135-3.465 3.135-3.465 3.135-3.465 3.135-3.465 VDD Range Buffer Type Type X1 Type 5 Type 5 Type 3A Type 3B 12 12 12 12 Min. Typ. 50 30 30 30 30 55 55 60 60 Max.
Clock Enable Configuration
PWR_DWN# CPU_STOP# PCI_STOP# 0 1 1 1 1 X 0 0 1 1 X 0 1 0 1 CPU IREF*2 ON ON ON ON CPU# FLOAT FLOAT LOW ON ON 3V66 LOW ON ON ON ON 66BUFF LOW ON ON ON ON PCI_F LOW ON ON ON ON PCI LOW OFF ON OFF ON USB/DOT LOW ON ON ON ON VCOS/ OSC OFF ON ON ON ON
Note: 1. TCLK is a test clock driven in on the XTALIN input in test mode. 2. "Normal" mode of operation 3. Range of reference frequency allowed is min. = 14.316, nom. = 14.31818 MHz, max. = 14.32 MHz. 4. Frequency accuracy of 48 MHz must be +167PPM to match USB default. 5. Mid. is defined a Voltage level between 1.0V and 1.8V for three-level input functionality. Low is below 0.8V. High is above 2.0V. 6. Required for DC output impedance verification. 7. These modes are to use the SAME internal dividers as the CPU = 200 MHz mode. The only change is to slow down the internal VCO to allow under clock margining.
Document #: 38-07010 Rev. *C
Page 3 of 17
W320-04
Serial Data Interface (SMBus)
To enhance the flexibility and function of the clock synthesizer, a two-signal SMBus interface is provided according to SMBus specification. Through the Serial Data Interface, various device functions such as individual clock output buffers, can be individually enabled or disabled. W320-04 supports both block read and block write operations. The registers associated with the Serial Data Interface initialize to their default setting upon power-up, and therefore use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface can also be used during system operation for power management functions. Data Protocol The clock driver serial protocol accepts only block writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte, (most significant bit first) with the Start Slave Address R/W 0/1 A bit 1 1 0 1 0 0 1 0 1 bit 7 bits 1 1 Command Code 00000000 8 bits ability to stop after any complete byte has been transferred. Indexed bytes are not allowed. A block write begins with a slave address and a WRITE condition. The R/W bit is used by the SMBus controller as a data direction bit. A zero indicates a WRITE condition to the clock device. The slave receiver address is 11010010 (D2h). A command code of 0000 0000 (00h) and the byte count bytes are required for any transfer. After the command code, the core logic issues a byte count which describes number of additional bytes required for the transfer, not including the command code and byte count bytes. For example, if the host has 20 data bytes to send, the first byte would be the number 20 (14h), followed by the 20 bytes of data. The byte count byte is required to be a minimum of 1 byte and a maximum of 32 bytes It may not be 0. Figure 1 shows an example of a block write. A transfer is considered valid after the acknowledge bit corresponding to the byte count is read by the controller. . . . Data Byte N-1 A Stop bit 8 bits 1 1 bit
A Byte Count = N A Data Byte 0 A
1
8 bits
1
8 bits
1
From Master to Slave From Slave to Master Figure 1. An Example of a Block Write
Data Byte Configuration Map
Data Byte 0: Control Register (0 = Enable, 1 = Disable) Bit Bit 7 Affected Pin# 5, 6, 7, 10, 11, 12, 13, 16, 17, 18, 33, 35 - 35 44, 45, 48, 49, 51, 52 10, 11, 12, 13, 16, 17, 18 - - - Name PCI [0:6] CPU[2:0] 3V66[1:0] TBD 3V66_1/VCH CPU [2:0] CPU# [2:0] PCI [6:0] Description Spread Spectrum Enable 0 = Spread Off, 1 = Spread On Type R/W Power On Default 0
Bit 6 Bit 5 Bit 4 Bit 3
TBD VCH Select 66 MHz/48 MHz 0 = 66 MHz, 1 = 48 MHz CPU_STOP# Reflects the current value of the external CPU_STOP# pin PCI_STOP# (Does not affect PCI_F [2:0] pins) S2 Reflects the value of the S2 pin sampled on power-up S1 Reflects the value of the S1 pin sampled on power-up S0 Reflects the value of the S1 pin sampled on power-up
R R/W R R/W
0 0 N/A N/A
Bit 2 Bit 1 Bit 0
- - -
R R R
N/A N/A N/A
Document #: 38-07010 Rev. *C
Page 4 of 17
W320-04
Data Byte 1 Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Data Byte 2 Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Data Byte 3 Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Pin# 38 39 7 6 5 7 6 5 DOT USB PCI_F2 PCI_F1 PCI_F0 PCI_F2 PCI_F1 PCI_F0 Name Pin Description DOT 48-MHz Output Enable USB 48-MHz Output Enable Allow control of PCI_F2 with assertion of PCI_STOP# 0 = Free running; 1 = Stopped with PCI_STOP# Allow control of PCI_F1 with assertion of PCI_STOP# 0 = Free running; 1 = Stopped with PCI_STOP# Allow control of PCI_F0 with assertion of PCI_STOP# 0 = Free running; 1 = Stopped with PCI_STOP# PCI_F2 Output Enable PCI_F1Output Enable PCI_F0 Output Enable Type R/W R/W R/W R/W R/W R/W R/W R/W Power On Default 1 1 0 0 0 1 1 1 Pin# - 18 17 16 13 12 11 10 N/A PCI6 PCI5 PCI4 PCI3 PCI2 PCI1 PCI0 Name N/A PCI6 Output Enable 1 = Enabled; 0 = Disabled PCI5 Output Enable 1 = Enabled; 0 = Disabled PCI4 Output Enable 1 = Enabled; 0 = Disabled PCI3 Output Enable 1 = Enabled; 0 = Disabled PCI2 Output Enable 1 = Enabled; 0 = Disabled PCI1 Output Enable 1 = Enabled; 0 = Disabled PCI0 Output Enable 1 = Enabled; 0 = Disabled Pin Description Type R R/W R/W R/W R/W R/W R/W R/W Power On Default 0 1 1 1 1 1 1 1 Pin# - 52, 49, 45 44, 45 48, 49 51, 52 44, 45 48, 49 51, 52 N/A CPU0:2 CPU2 CPU2# CPU1 CPU1# CPU0 CPU0# CPU2 CPU2# CPU1 CPU1# CPU0 CPU0# Name CPU Mult0 Value Three-State CPU0:2 during power down 0 = Normal; 1 = Three-stated Allow Control of CPU2 with assertion of CPU_STOP# 0 = Not free running; 1 = Free running Allow Control of CPU1 with assertion of CPU_STOP# 0 = Not free running;1 = Free running Allow Control of CPU0 with assertion of CPU_STOP# 0= Not free running; 1 = Free running CPU2 Output Enable 1 = Enabled; 0 = Disabled CPU1Output Enable 1 = Enabled; 0= Disabled CPU0 Output Enable 1 = Enabled; 0 = Disabled Description Type R R/W R/W R/W R/W R/W R/W R/W Power On Default N/A 0 0 0 0 1 1 1
Document #: 38-07010 Rev. *C
Page 5 of 17
W320-04
Data Byte 4 Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Pin# - - 33 35 24 TBD TBD 3V66_0 3V66_1/VCH 66IN/3V66_5 Name N/A N/A 3V66_0 Output Enable 1 = Enabled; 0 = Disabled 3V66_1/VCH Output Enable 1 = Enabled; 0 = Disabled 3V66_5 Output Enable 1 = Enable; 0 = Disable NOTE: This bit should be used when pin 24 is configured as 3v66_5 output. Do not clear this bit when pin 24 is configured as 66in input. 66-MHz Buffered 2 Output Enable 1 = Enabled; 0 = Disabled 66-MHz Buffered 1 Output Enable 1 = Enabled; 0 = Disabled 66-MHz Buffered 0 Output Enable 1 = Enabled; 0 = Disabled Pin Description Type R R R/W R/W R/W Power On Default 0 0 1 1 1
Bit 2 Bit 1 Bit 0 Data Byte 5 Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
23 22 21
66BUFF2 66BUFF1 66BUFF0
R/W R/W R/W
1 1 1
Pin# N/A N/A
Name N/A N/A
Pin Description
Type R R R/W R/W R/W R/W R/W R/W
Power On Default 0 0 0 0 0 0 0 0
66BUFF [2:0] 66BUFF [2:0] DOT DOT USB USB
Tpd 66IN to 66BUFF propagation delay control DOT edge rate control USB edge rate control
Byte 6: Vendor ID Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Description Revision Code Bit 3 Revision Code Bit 2 Revision Code Bit 1 Revision Code Bit 0 Vendor ID Bit 3 Vendor ID Bit 2 Vendor ID Bit 1 Vendor ID Bit 0 R R R R R R R R Type 0 0 0 0 1 0 0 0 Power On Default
Document #: 38-07010 Rev. *C
Page 6 of 17
W320-04
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Supply Voltage ..................................................-0.5 to +7.0V Input Voltage .............................................. -0.5V to VDD+0.5 Storage Temperature (Non-Condensing).... -65C to +150C Max. Soldering Temperature (10 sec) ...................... +260C Junction Temperature ............................................... +150C Package Power Dissipation...............................................1 Static Discharge Voltage (per MIL-STD-883, Method 3015) ............................ > 2000V
Operating Conditions[8] Over which Electrical Parameters are Guaranteed
Parameter VDD_REF, VDD_PCI,VDD_CORE, VDD_3V66, VDD_CPU, VDD_48 MHz TA Cin CXTAL CL f(REF) Description 3.3V Supply Voltages 48-MHz Supply Voltage Operating Temperature, Ambient Input Pin Capacitance XTAL Pin Capacitance Max. Capacitive Load on USBCLK, REF PCICLK, 3V66 Reference Frequency, Oscillator Nominal Value 14.318 Min. 3.135 2.85 0 Max. 3.465 3.465 70 5 22.5 20 30 14.318 Unit V V C pF pF pF
MHz
Electrical Characteristics Over the Operating Range
Parameter VIH VIL VOH VOL IIH IIL IOH Description High-level Input Voltage Low-level Input Voltage High-level Output Voltage Low-level Output Voltage Input HIGH Current Input LOW Current High-level Output Current Except Crystal Pads USB, REF, 3V66 PCI USB, REF, 3V66 PCI 0 < VIN < VDD 0 < VIN < VDD CPU For IOH =6*IRef Configuration REF, DOT, USB 3V66, DOT, PCI, REF IOL Low-level Output Current REF, DOT, USB 3V66, PCI, REF IOZ IDD3 IDDPD3 IDDPD3 Output Leakage Current 3.3V Shut-down Current 3.3V Shut-down Current Three-state VDD_CORE/VDD3.3 = 3.465V and @ IREF = 2.32 mA VDD_CORE/VDD3.3 = 3.465V and @ IREF = 5.0 mA Type X1, VOH = 0.65V Type X1, VOH = 0.74V Type 3, VOH = 1.00V Type 3, VOH = 3.135V Type 5, VOH = 1.00V Type 5, VOH = 3.135V Type 3, VOL = 1.95V Type 3, VOL = 0.4V Type 5, VOL = 1.95 V Type 5, VOL = 0.4V 3.3V Power Supply Current VDD_CORE/VDD3.3 = 3.465V, FCPU = 133 MHz 30 38 10 360 25 45 mA mA mA mA 29 27 -33 -33 mA -29 -23 IOH = -1 mA IOH = -1 mA IOL = 1 mA IOL = 1 mA -5 -5 12.9 14.9 2.4 2.4 0.4 0.55 5 5 Test Conditions Except Crystal Pads. Threshold Voltage for Crystal Pads = VDD/2 Min. Max. Unit 2.0 0.8 V V V V V V mA mA mA
Note: 8. The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
Document #: 38-07010 Rev. *C
Page 7 of 17
W320-04
-
Switching Characteristics[9] Over the Operating Range
Parameter t1 t3 t3 t5 t5 t6 t7 t9 t9 t9 t9 t2 t3 t4 t8 Voh Vol Vcrossover t2 t3 t4 t8 All PCI,3V66 3V66[0:1] 66BUFF[0:2] PCI 3V66, PCI 3V66 USB, DOT PCI REF CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU CPU Voh Vol Vcrossover CPU CPU CPU Output Description Output Duty Cycle[10] Falling Edge Rate 3V66-3V66 Skew 66BUFF-66BUFF Skew PCI-PCI Skew 3V66-PCI Clock Jitter Cycle-Cycle Clock Jitter Cycle-Cycle Clock Jitter Cycle-Cycle Clock Jitter Cycle-Cycle Clock Jitter Rise Time Fall Time CPU-CPU Skew Cycle-Cycle Clock Jitter Rise/Fall Matching High-level Output Voltage including overshoot Low-level Output Voltage including undershoot Crossover Voltage Rise Time Fall Time CPU-CPU Skew Cycle-Cycle Clock Jitter Rise/Fall Matching High-level Output Voltage Including Overshoot Low-level Output Voltage Including Undershoot Crossover Voltage Test Conditions Measured at 1.5V Between 2.4V and 0.4V Between 2.4V and 0.4V Measured at 1.5V Measured at 1.5V Measured at 1.5V 3V66 leads. Measured at 1.5V Measured at 1.5V t9 = t9A - t9B Measured at 1.5V t9 = t9A - t9B Measured at 1.5V t9 = t9A - t9B Measured at 1.5V t9 = t9A - t9B Measured differential waveform from -0.35V to +0.35V Measured differential waveform from -0.35V to +0.35V Measured at Crossover Measured at Crossover t8 = t8A - t8B Measured with test loads[11] Measured with test loads[11] 0.92 -0.2 0.51 175 175 1.5 Min. 45 0.5 1.0 Max. 55 2.0 4.0 500 175 500 3.5 250 350 500 1000 467 467 150 150 325 1.45 0.35 0.76 700 700 150 150 20 0.85 -0.15 0.28 0.43 ps ps ps ps mV V V V ps ps ps ps % V V V Unit % ns V/ns ps ps ps ns ps ps ps ps
USB, REF, DOT Falling Edge Rate
CPU 1.0V Switching Characteristics
Measured with test loads[11] Measured with test loads[11]
CPU 0.7V Switching Characteristics Measured single ended waveform from 175 0.175V to 0.525V Measured single ended waveform from 175 0.175V to 0.525V Measured at Crossover Measured at Crossover t8 = t8A - t8B With all outputs running Measured with test loads[12, 13] Measured with test loads[13] Measured with test loads[13] Measured with test loads[13]
Notes: 9. All parameters specified with loaded outputs. 10. Duty cycle is measured at 1.5V when VDD = 3.3V. When VDD = 2.5V, duty cycle is measured at 1.25V. 11. The 1.0V test load is shown on the test circuit page. 12. Determined as a fraction of 2*(Trp - Trn)/(Trp +Trn) Where Trp is a rising edge and Trp is an intersecting falling edge. 13. The 0.7V test load is Rs = 33.2 ohm, Rp = 49.9 ohm in test circuit.
Document #: 38-07010 Rev. *C
Page 8 of 17
W320-04
Definition and Application of PWRGD# Signal
Vtt
VRM8.5
PWRGD#
CPU
BSEL0
BSEL1
3.3V 3.3V
NPN
3.3V
PWRGD#
CLOCK GENERATOR
S0
10K 10K
10K
GMCH
S1
10K
Document #: 38-07010 Rev. *C
Page 9 of 17
W320-04
Switching Waveforms
Duty Cycle Timing (Single-ended Output)
t1B t1A
Duty Cycle Timing (CPU Differential Output)
t1B t1A
All Outputs Rise/Fall Time
OUTPUT t2 t3
VDD 0V
CPU-CPU Clock Skew
Host_b Host Host_b Host t4
3V66-3V66 Clock Skew
3V66
3V66
t PCI-PCI Clock Skew
PCI
PCI t
Document #: 38-07010 Rev. *C
Page 10 of 17
W320-04
Switching Waveforms (continued)
3V66-PCI Clock Skew
3V66
PCI t7
CPU Clock Cycle-Cycle Jitter
t8A Host_b Host t8B
Cycle-Cycle Clock Jitter
t9A t9B
CLK
PWRDWN# Assertion
66BUFF PCI PCI_F (APIC) PWR_DWN# CPU CPU# 3V66 66IN USB REF
Note: PCI_STOP# asserted LOW UNDEF Power Down Rest of Generator
Document #: 38-07010 Rev. *C
Page 11 of 17
W320-04
PWRDWN# Deassertion
< 3 ms
66BUFF1/GMCH 66BUFF0,2 PCI PCI_F (APIC) PWR_DWN# CPU CPU# 3V66 66IN USB REF
10-30 s min. 100-200 s max.
Note: PCI_STOP# asserted LOW
PWRGD# Timing Diagrams
GND VRM 5/12V PWRGD# VID [3:0] BSEL [1:0] PWRGD# FROM VRM PWRGD# FROM NPN VCC CPU CORE PWRGD# VCC W320 CLOCK GEN CLOCK STATE State 0 OFF CLOCK VCO OFF CLOCK OUTPUTS ON
0.2 -- 0.3 ms Wait for delay PWRGD# Sample BSELS
Possible glitch while Clock VCC is coming up. Will be gone in 0.2-0.3 mS delay.
State 1
State 2
State 3 ON
Figure 2. CPU Power Before Clock Power
Document #: 38-07010 Rev. *C
Page 12 of 17
W320-04
GND VRM 5/12V PWRGD# VID [3:0] BSEL [1:0] PWRGD# FROM VRM PWRGD# FROM NPN
VCC CPU CORE PWRGD# VCC W320 CLOCK GEN CLOCK STATE State 0 OFF CLOCK VCO OFF CLOCK OUTPUTS ON ON
0.2 - 0.3 ms delay Wait for PWRGD# Sample BSELS
State 1
State 2
State 3
Figure 3. CPU Power After Clock Power
Document #: 38-07010 Rev. *C
Page 13 of 17
W320-04
Layout Example
+3.3V Supply FB
VDDQ3
C2 G
0.005 F
10 F
C1
G
G
G
1 2 3 4 5 6 7 8 9
10
V G
G
G V G
G
G
G
11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28
G V G
G V G
G V G
56 55 54 53 52 G 51 V 50 G 49 48 G 47 V 46 G 45 44 43 42 G 41 40 39 38 37 G 36 35 34 G 33 V 32 G 31 30 G 29
G
G
G
W320-04
VDDQ3 8
C5 G
G C6
G
FB = Dale ILB1206 - 300 or 2TDKACB2012L-120 or 2 Murata BLM21B601S. Ceramic Caps C1 = 10-22 F C2 = 0.005 F C5 = 0.1 F C6 = 10 F
G = VIA to GND plane layer. V = VIA to respective supply plane layer.
Note: Each supply plane or strip should have a ferrite bead and capacitors.
Document #: 38-07010 Rev. *C
Page 14 of 17
W320-04
Test Circuit
VDD_REF, VDD_PCI, VDD_3V66, VDD_CORE VDD_48 MHz, VDD_CPU
0.7V Test Load
4, 9, 15, 20, 27, 31, 36, 41 8, 14, 19, 26, 32, 37, 46, 50 W320-04 Rp
Rs CPU
Test Node 20 pF Test Node 30 pF
Ref,USB Outputs
2 pF
OUTPUTS PCI,3V66 Outputs Rs
Test Nodes
2 pF
Rp
Note: Each supply pin must have an individual decoupling capacitor. Note: All capacitors must be placed as close to the pins as is physically possible. 0.7V amplitude: RS = 33 ohm, RP = 50 ohm
VDD_REF, VDD_PCI, VDD_3V66, VDD_CORE VDD_48 MHz, VDD_CPU
4, 9, 15, 20, 27, 31, 36, 41 8, 14, 19, 26, 32, 37, 46 ,50
1.0V Test Load 33 2 pF
Test Node 20 pF Test Node 30 pF
Ref,USB Outputs
W320-04
CPU
475
OUTPUTS PCI,3V66 Outputs
1.0V Amplitude
63.4
33
Test Nodes
2 pF
63.4
Ordering Information
Ordering Code W320-04H W320-04HT W320-04X W320-04XT CYW320OXC-4 CYW320OXC-4T CYW320ZXC-4 CYW320ZXC-4T Document #: 38-07010 Rev. *C 56-pin SSOP 56-pin SSOP - Tape and Reel 56-pin TSSOP 56-pin TSSOP - Tape and Reel 56-pin SSOP 56-pin SSOP - Tape and Reel 56-pin TSSOP 56-pin TSSOP - Tape and Reel Package Type Operating Range Commercial 0C TO 70C Commercial 0C TO 70C Commercial 0C TO 70C Commercial 0C TO 70C Commercial 0C TO 70C Commercial 0C TO 70C Commercial 0C TO 70C Commercial 0C TO 70C Page 15 of 17
W320-04
Package Diagrams
56-Lead Shrunk Small Outline Package O56
.020
28 1
0.395 0.420 0.292 0.299
DIMENSIONS IN INCHES MIN.
MAX.
29
56
0.720 0.730 SEATING PLANE 0.088 0.092 0.095 0.110
GAUGE PLANE
.010
0.005 0.010
0.025 BSC
0.110 0.008 0.0135 0.008 0.016 0-8
0.024 0.040
51-85062-*C
56-Lead Thin Shrunk Small Outline Package, Type II (6 mm x 12 mm) Z56
0.249[0.009]
28 1
DIMENSIONS IN MM[INCHES] MIN. MAX.
7.950[0.313] 8.255[0.325] 5.994[0.236] 6.198[0.244]
REFERENCE JEDEC MO-153 PACKAGE WEIGHT 0.42gms PART # Z5624 STANDARD PKG. ZZ5624 LEAD FREE PKG.
29
56
13.894[0.547] 14.097[0.555]
1.100[0.043] MAX.
GAUGE PLANE 0.25[0.010]
0.20[0.008]
0.851[0.033] 0.950[0.037] 0.500[0.020] BSC 0.051[0.002] 0.152[0.006] SEATING PLANE 0-8
0.508[0.020] 0.762[0.030]
0.170[0.006] 0.279[0.011]
0.100[0.003] 0.200[0.008]
51-85060-*C
Intel and Pentium are registered trademarks of Intel Corporation. All product and company names mentioned in this document may be the trademarks of their respective holders. Document #: 38-07010 Rev. *C Page 16 of 17
(c) Cypress Semiconductor Corporation, 2005. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.
W320-04
Document History Page
Document Title: W320-04 200-MHz Spread Spectrum Clock Synthesizer/Driver with Differential CPU Outputs Document Number: 38-07010 REV. ** *A *B *C ECN NO. 106455 111419 122716 385854 Issue Date 05/24/01 02/07/02 12/21/02 See ECN Orig. of Change IKA IKA RBI RGL New Data Sheet Changes to Switching Characteristics Table Added power up requirements to Operating Conditions information. Added Lead-free devices Description of Change
Document #: 38-07010 Rev. *C
Page 17 of 17

▲Up To Search▲

Price & Availability of CYW320OXC-4

	To Download CYW320OXC-4 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .